0 2R3^7]|G>F >F >F ??TopRoute2Route15BottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu[[Nets\\Busses]]Pins^^Symbols__Names``Values[d]h(frameslinear ||о7DIL08*,k,k1*d,k2*dԔ7*,kԔ81/(>NAME*1,k3*Ԕ,k4*1Ԕ6*ԔԔ51u2(>VALUE"pr9r"9p"prp"9r9'"99P"9'9P|;con-amp :y~"HsJ"p4ph"phh"h4"4r4"J\4p4*R]4*28]3*R]2*8]1(9F?(pF?"98c9TW"9TW94"u"p4pTW"pTWp8c"p8c8c"$m8cLY8c";8c'8c" 8c8c"P8cx8c"8cܒ8c"u8c98c"94u4"u4u"9TWuTW"uTWu4"p44"4"pTWTW"TW4";|;8c";|LY|"LY|LY8c" | 8c" |'|"'|'8c"P|P8c"P||"|8c"|8c"|x|"x|x8c1X9" >NAME10e9" >VALUE"u|u8c"u|ܒ|"ܒ|ܒ8c"$m|$m8c"$m||"|8c*jJ8]5*|R]6" &44"44"3w4"4"344"34TW4>S 1bTO92*11*jJ2*d31|(>NAME1|d(>VALUE13,(1132(213(3".Ic"cQ"*Q"3"J", " Xg"3,  X"3Iccsupply1@rcl H7$K*d1*12"1VT1"VTdd"B^'B^P"'P"VT1B^'x"'1y"VTdB^P {"Pd z"3" " " <""<""3<1;(>NAME1ܒ(>VALUE D6E2,5-51B^1(>NAME1B^(>VALUE*1A-*dA+"1n1"n'n1"n1Z1"n1n;"3<"3<NAME1,(>VALUE"3,kz "",y"FZ0z"rZ|F0{"r,|"x"3F"",Ȝ,"'Ȝ,"ZȜZ"PȜZ"B^'8c,"B^''"B^P8cZ"B^PP"r,8c,"rZ8cZ"3|F|"&3z "3Ԕ &3| >pinhead '}8O1X04*,k1*d2*1316pG(>NAME"1"1jJ1"jJ18c"8c8c2"8c2jJd"jJdd"d2&3'; "^R11"1Ȝ"ȜȜ2"Ȝ2d"Ȝ1"121"21"2"22d"2dd"dȜ2"992"^R19"92^Rd"d^Rd&3xP &3@au *Ԕ4"|11"1p"pp2"p2d"|18c"8c2|d"d|d&3 19 >VALUE  [1X02*d11ΙpG(>NAME"121"21"2"22d"ȜȜ2"1Ȝ"Ȝ2d"2dd&3xP *12"1"1jJ1"jJ18c"8c8c2"8c2jJd"jJdd"d2&3'; 1Ȝ >VALUE"d "  " d"dd(jJ8c>(jJ3>(hC3>(hC8c>.\K/IC1LM393N.Ԕ /J1LN.Ԕ /J2LN.m/Q1BC337-25.\K/C147pF./C2100nF.\K8c/C3100nF.)|/C44,7F.PShC /R112R.hC/R212R.hC /R347k.|hC /R4150k.0hC/R5240k.hChC /R61k.0/R739k.0/R827k.$t;/R947k.$/R104k7.|3/JP1.PS8c/JP2VCCd{;RS+>>")*&j*")t)*"&jt)t\3RS->>")"^"")l)""^lJl")l^lZdLN>>>>> "^nJn"Jn&jҍ"|^"&jJ|",<^n"<,<"<PS<"^nD"nD<1SDGND>>>>>>> >>>>>>>>>>"J6\^6\"J6\&j "J^"J&j:"&j:t:"t:J6\" "!"  " 8c"!  "!Ԕ!8c"!Ԕ! ")!"!!Ԕ"!J"! !"PSPS3"t"PS"&j t "t t""PS"""t;|t;"t;"|t;|<"uu"u"!PS!"PS!PS"PSPS\KPEN$1> > >"PS"\K?N$2> > >"<<"|t;"\K|"<\KN$3> >> > "!"|"|0DVCC>>>>>>>")jJjJ"jJp"pp"p8c"8c"|"||8c"|8c0p"0p0 ">3)3">jJ>3">jJ)jJ"*hC"hCu"* *"0 * "hChCN$5>>>>"\K\K"|!\KPS"\KPS\K"\K PrxN$6>>>"PSt;PS"u m"uuu "\Kuuu"t;\Ku"PSt;t;"mbmG7REC>>> >"0!0|"0|hC0"hC0hC<"hC<0<"!H"\KH!H"\Kt;\KH"<\Kt;"0<<"3SND>>"3}"}|}"|}|8Dual In Line Package520425-3Modular Jack

without Panel Stopstransistor-npnTO-92C025-025X050CAPACITOR

grid 2.5 mm, outline 2.5 x 5 mmELECTROLYTIC CAPACITOR

grid 2.54 mm, diameter 5 mmRESISTOR

type 0207, grid 7.5 mmPIN HEADERPIN HEADER~# PCB-POOLEAGLE Design Rules Prototypen fr PCB-POOL(R)

Wir haben in diesem DRU File alle notwendigen Design Einstellungen vorgenommen, damit Sie Ihre Leiterplatte gem unseren Mindestanforderungen bestellen knnen. Die Optionen Shapes und Misc sind dabei nicht relevant. Der minimale und maximale Wert fr Roundness Shapes kann frei gewhlt werden. Bitte beachten Sie, da die Mindesteinstellungen nicht gendert werden, da ansonsten keine Gewhrleistung fr eine fehlerfreie Produktion bernommen werden kann.
Abzudeckende Vias knnen in Masks (unter Limit) eingestellt werden.

Ihr Beta LAYOUT Team

EAGLE Design Rules Prototypes to use with PCB-POOL(R)

The design rules in this DRU file have been set to cover our minimum requirements, the options Shapes and Misc are not relevant. Values for Roundness (Shapes) can be chosen freely. Please do not change these minimum requirements to avoid problems during production.
Covered vias can be set in Masks (Limit).

Your Beta LAYOUT Team(1*16)xV4 2?8c8c8c8c8c:b2:b28c2 dd^^^^^^^^^^^^^^^^:Iv% default!Ceͫ% !Ceͫ,h< % !Ceͫm% !Ceͫ.}% !Ceͫ% !Ceͫ0-% !Ceͫ!q% !Ceͫ # Wj@ 1 '' dd# @h@ 1 '' dde=P# X6@ 1c  'ddRl# i@ 1c 'dd_# 0Hb@ 1c 'dddA# @ 1c 'dd| B